Improving router efficiency in network on chip triplet-based hierarchical interconnection network with shared buffer design
In Network on Chip effectiveness of router is dependent on the buffer locality, which makes the efficient flow control. Previous buffer design of Triplet-Based Hierarchical interconnection network (TBHIN) is standard, which leads to insufficient accessibility of this decisive resource, where each vi...
Saved in:
| Main Authors: | Talpur, S., Khahro, S.F., Soomro, A.M., Saand, A.S. |
|---|---|
| Format: | Conference or Workshop Item |
| Institution: | Universiti Teknologi Petronas |
| Record Id / ISBN-0: | utp-eprints.31582 / |
| Published: |
IEEE Computer Society
2015
|
| Online Access: |
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959859257&doi=10.1109%2fISMS.2014.95&partnerID=40&md5=c1dee5a836ee80ef76a8004d07613a3e http://eprints.utp.edu.my/31582/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Bio-inspired fault tolerant network on chip
by: Sethi, M.A.J., et al.
Published: (2017) -
Efficient Beamforming by SLNR Maximization for Dual-Hop Relay Assisted MIMO Network
by: Saand, A.S., et al.
Published: (2016) -
Efficient Beamforming by SLNR Maximization for Dual-Hop Relay Assisted MIMO Network
by: Saand, A.S., et al.
Published: (2016) -
An energy efficient cross-layer network operation model for IEEE 802.15.4-based mobile wireless sensor networks
by: Al-Jemeli, M., et al.
Published: (2015) -
Synaptogenesis based bio-inspired NoC fault tolerant interconnects
by: Sethi, M.A.J., et al.
Published: (2013)