Skip to content
UTP PerakGateway
Information Resource Centre
Login
Theme
Bootstrap
Perak
Language
English
中文(简体)
اللغة العربية
தமிழ்
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
A design and implementation of...
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
A design and implementation of RTG scheduler for parallel processing system /
Saved in:
Bibliographic Details
Main Author:
Seung-Hwan, Byun
Other Authors:
Yoo-Jae, Won
,
Kwan-Jong, Yoo
Format:
Article
Language:
English
Subjects:
Topology
>
Congresses
Parallel processing (Electronic computers)
>
Congresses
Tags:
Add Tag
No Tags, Be the first to tag this record!
Holdings
Description
Comments
Similar Items
Staff View
Description
Bibliography:
Bibliography: p. 494
Similar Items
Image matching with parallel implementation /
by: Xiaowen, Wu
Implementation of parallel execution integrating existing programs /
by: Aoki, Kyota
Traffic sign recognition based on a hybrid, parallel decision graph /
by: Lakmann, R.
Testing mixed signal VLSI circuits using signal processing schemes fault /
by: K. Gunavathi
Design of parallel processing position control drive using fuzzy logic controller /
by: Al-Naamany, A. M., Dr