A hybrid delay design-for-testability for nonseparable RTL controller-data path circuits
Path delay testing has become crucial nowadays due to the advancement in process technology. Only enhanced scan (ES) among the scan approaches provides a solution to test the path delay fault (PDF) with large area overhead and the long test application time. This paper proposes a hybrid DFT method f...
Saved in:
| Main Authors: | Shaheen, A.-U.-R., Hussin, F.A., Hamid, N.H. |
|---|---|
| Format: | Article |
| Institution: | Universiti Teknologi Petronas |
| Record Id / ISBN-0: | utp-eprints.19623 / |
| Published: |
World Scientific Publishing Co. Pte Ltd
2017
|
| Online Access: |
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84986626712&doi=10.1142%2fS0218126617500219&partnerID=40&md5=3964dfa7a567df3c1f3ad9908acfd163 http://eprints.utp.edu.my/19623/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Delay design-for-testability for functional RTL circuits
by: Shaheen, A.-U.-R., et al.
Published: (2015) -
Delay design-for-testability for functional RTL circuits
by: Shaheen, A.-U.-R., et al.
Published: (2015) -
False path identification algorithm framework for nonseparable controller-data path circuits
by: Shaheen, A.-U.-R., et al.
Published: (2017) -
Automatic generation of test instructions for path delay faults based-on stuck-at fault in processor cores using assignment decision diagram
by: Shaheen, A.-U.-R., et al.
Published: (2014) -
PATH DELAY DESIGN-FOR-TESTABILITY USING SNOOPING
FOR FUNCTIONAL REGISTER-TRANSFER LEVEL CIRCUITS
by: SHAHEEN, ATEEQ-UR-REHMAN
Published: (2017)