High throughput architecture for low density parity check (LDPC) encoder
This paper proposes a bit-wise matrix-vector multiplication in the optimization of a proposed low density parity check (LDPC) encoder. Investigation of this proposed architecture is done by implementing five code lengths using one IEEE 802.16e standard code rate. It is shown that the proposed archit...
| Main Authors: | Anggraeni, S., Hussin, F.A., Jeoti, V. |
|---|---|
| Format: | Conference or Workshop Item |
| Institution: | Universiti Teknologi Petronas |
| Record Id / ISBN-0: | utp-eprints.32545 / |
| Published: |
2013
|
| Online Access: |
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893175011&doi=10.1109%2fMWSCAS.2013.6674807&partnerID=40&md5=f7572e89e63b24d3968cc90517b9a2a3 http://eprints.utp.edu.my/32545/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|